lkml.org 
[lkml]   [2014]   [May]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 3/4] clk: samsung: Add driver to control CLKOUT line on Exynos SoCs
On 05/20/2014 10:13 PM, Tomasz Figa wrote:
> This patch introduces a driver that handles configuration of CLKOUT pin
> of Exynos SoCs that can be used to output certain clocks from inside of
> the SoC to a dedicated output pin.
>
> Signed-off-by: Tomasz Figa <t.figa@samsung.com>
> ---
> .../devicetree/bindings/arm/samsung/pmu.txt | 30 ++++
> drivers/clk/samsung/Makefile | 1 +
> drivers/clk/samsung/clk-exynos-clkout.c | 153 +++++++++++++++++++++
> 3 files changed, 184 insertions(+)
> create mode 100644 drivers/clk/samsung/clk-exynos-clkout.c
>

[ ... ]

> + clkout->clk_table[0] = clk_register_composite(NULL, "clkout",
> + parent_names, parent_count, &clkout->mux.hw,
> + &clk_mux_ops, NULL, NULL, &clkout->gate.hw,
> + &clk_gate_ops, CLK_SET_RATE_PARENT
> + | CLK_SET_RATE_NO_REPARENT);

Would you please remove CLK_SET_RATE_NO_REPARENT flag from here? Let me
know if you have reservations against this.

With RFC patches, I am able to do a clk_set_rate() on this clock to
get a 24MHz output to the codec clock. With this flag set, I again have
to rely on the default value set to this register in bootloader.

--
Tushar Behera


\
 
 \ /
  Last update: 2014-05-22 08:01    [W:0.115 / U:0.292 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site