lkml.org 
[lkml]   [2014]   [Apr]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v5 3/5] ARM: dts: AM4372: Add USB nodes
On Wed, Mar 19, 2014 at 03:40:01PM +0530, George Cherian wrote:
> Add nodes for 2 instances each of
> - ocp2scp
> - USB PHY control module
> - USB PHY
> - dwc3_omap
> - USB
>
> for AM43xx.
>
> Signed-off-by: George Cherian <george.cherian@ti.com>
> Acked-by: Roger Quadros <rogerq@ti.com>

Acked-by: Felipe Balbi <balbi@ti.com>

> ---
> arch/arm/boot/dts/am4372.dtsi | 94 +++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 94 insertions(+)
>
> diff --git a/arch/arm/boot/dts/am4372.dtsi b/arch/arm/boot/dts/am4372.dtsi
> index 36d523a..cedb9d4 100644
> --- a/arch/arm/boot/dts/am4372.dtsi
> +++ b/arch/arm/boot/dts/am4372.dtsi
> @@ -735,6 +735,100 @@
> #size-cells = <1>;
> status = "disabled";
> };
> +
> + am43xx_control_usb2phy1: control-phy@44e10620 {
> + compatible = "ti,control-phy-usb2-am437";
> + reg = <0x44e10620 0x4>;
> + reg-names = "power";
> + };
> +
> + am43xx_control_usb2phy2: control-phy@0x44e10628 {
> + compatible = "ti,control-phy-usb2-am437";
> + reg = <0x44e10628 0x4>;
> + reg-names = "power";
> + };
> +
> + ocp2scp0: ocp2scp@483a8000 {
> + compatible = "ti,omap-ocp2scp";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + ti,hwmods = "ocp2scp0";
> +
> + usb2_phy1: phy@483a8000 {
> + compatible = "ti,am437x-usb2";
> + reg = <0x483a8000 0x8000>;
> + ctrl-module = <&am43xx_control_usb2phy1>;
> + clocks = <&usb_phy0_always_on_clk32k>,
> + <&usb_otg_ss0_refclk960m>;
> + clock-names = "wkupclk", "refclk";
> + #phy-cells = <0>;
> + status = "disabled";
> + };
> + };
> +
> + ocp2scp1: ocp2scp@483e8000 {
> + compatible = "ti,omap-ocp2scp";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + ti,hwmods = "ocp2scp1";
> +
> + usb2_phy2: phy@483e8000 {
> + compatible = "ti,am437x-usb2";
> + reg = <0x483e8000 0x8000>;
> + ctrl-module = <&am43xx_control_usb2phy2>;
> + clocks = <&usb_phy1_always_on_clk32k>,
> + <&usb_otg_ss1_refclk960m>;
> + clock-names = "wkupclk", "refclk";
> + #phy-cells = <0>;
> + status = "disabled";
> + };
> + };
> +
> + dwc3_1: omap_dwc3@48380000 {
> + compatible = "ti,am437x-dwc3";
> + ti,hwmods = "usb_otg_ss0";
> + reg = <0x48380000 0x10000>;
> + interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + utmi-mode = <1>;
> + ranges;
> +
> + usb1: usb@48390000 {
> + compatible = "synopsys,dwc3";
> + reg = <0x48390000 0x17000>;
> + interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
> + phys = <&usb2_phy1>;
> + phy-names = "usb2-phy";
> + maximum-speed = "high-speed";
> + dr_mode = "otg";
> + status = "disabled";
> + };
> + };
> +
> + dwc3_2: omap_dwc3@483c0000 {
> + compatible = "ti,am437x-dwc3";
> + ti,hwmods = "usb_otg_ss1";
> + reg = <0x483c0000 0x10000>;
> + interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + utmi-mode = <1>;
> + ranges;
> +
> + usb2: usb@483d0000 {
> + compatible = "synopsys,dwc3";
> + reg = <0x483d0000 0x17000>;
> + interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
> + phys = <&usb2_phy2>;
> + phy-names = "usb2-phy";
> + maximum-speed = "high-speed";
> + dr_mode = "otg";
> + status = "disabled";
> + };
> + };
> };
> };
>
> --
> 1.8.3.1
>

--
balbi
[unhandled content-type:application/pgp-signature]
\
 
 \ /
  Last update: 2014-04-25 19:21    [W:0.185 / U:16.116 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site