[lkml]   [2014]   [Mar]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectULI M1575 question
Hello people

I'm writing you since your addresses are in Signed-Of-By lines of commit
0e65bfe34c1 ("[POWERPC] Add initial MPC8610 HPCD Platform files") in
linux kernel git tree.

This commit has quirk_uli1575() routine, that has followinf lines:

/* Disable INTx */
pci_read_config_dword(dev, 0x48, &temp32);
pci_write_config_dword(dev, 0x48, (temp32 | 1<<26));

This code is still in kernel, just moved to
at some point.

Could you please explain what "Disable INTx" comment means, and why
setting bit 2 of PCI configuration byte with offset 0x4b does that?

Per ULI1575 datasheet that we've been able to find in the net, this bit
is part of 4-bit field "PIRQG# routing table", thus setting it alone
looks very strange.

The reason for asking is the following.

We are trying to overcome a very unpleasant problem with ULI M1575 on
Freescale P2020DS and MPC8572DS boards. On both boards, when running
CONFIG_PREEMPT_RT_FULL kernel and trying to use PCI ethernet adapter in
PCI slot, we are getting irq storm on MPIC IRQ that is used by i8259,
while i8259 reports no irq.

Looks like same MPIC input is triggered by something else. Which, per
CPU reference guide, could be caused by "Assert INTx" message received
from ULI1575 over PCIe bus. However, ULI1575 document we have does not
say anything about usage of "Assert INTx" on upstream bus. Instead, it
documents how to route IRQs via built-in i8259-compatible interrupt

Mention of "Disable INTx" in your code raises some ideas that perhaps
ULI *does* use INTx, and that could be somehow disabled...

Thanks in advance.
Nikita Yushchenko
RTsoft Sortware Development Center.

 \ /
  Last update: 2014-03-28 16:41    [W:0.048 / U:42.712 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site