Messages in this thread | | | Subject | [RFC][PATCH 0/6] x86: rework tlb range flushing code | From | Dave Hansen <> | Date | Tue, 18 Feb 2014 11:30:08 -0800 |
| |
I originally went to look at this becuase I realized that newer CPUs were not present in the intel_tlb_flushall_shift_set() code.
I went to try to figure out where to stick newer CPUs (do we consider them more like SandyBridge or IvyBridge), and was not able to repeat the original experiments.
Instead, this set does: 1. Rework the code a bit to ready it for tracepoints 2. Add tracepoints 3. Add a new tunable and set it to a sane value
| |