Messages in this thread | | | Date | Fri, 21 Nov 2014 08:05:54 +0100 | From | Wolfram Sang <> | Subject | Re: [PATCH] i2c: designware: prevent early stop on TX FIFO empty |
| |
On Fri, Nov 07, 2014 at 12:10:44PM +0000, Andrew Jackson wrote: > If the Designware core is configured with IC_EMPTYFIFO_HOLD_MASTER_EN > set to zero, allowing the TX FIFO to become empty causes a STOP > condition to be generated on the I2C bus. If the transmit FIFO > threshold is set too high, an erroneous STOP condition can be > generated on long transfers - particularly where the interrupt > latency is extended. > > Signed-off-by: Andrew Jackson <Andrew.Jackson@arm.com> > Signed-off-by: Liviu Dudau <Liviu.Dudau@arm.com>
Applied to for-current, thanks!
[unhandled content-type:application/pgp-signature] | |