Messages in this thread Patch in this message | | | Date | Thu, 27 Jun 2013 02:01:21 -0700 | From | tip-bot for Stephane Eranian <> | Subject | [tip:perf/core] perf/x86: Disable PEBS-LL in intel_pmu_pebs_disable() |
| |
Commit-ID: 983433b5812c5cf33a9008fa38c6f9b407fedb76 Gitweb: http://git.kernel.org/tip/983433b5812c5cf33a9008fa38c6f9b407fedb76 Author: Stephane Eranian <eranian@google.com> AuthorDate: Fri, 21 Jun 2013 16:20:41 +0200 Committer: Ingo Molnar <mingo@kernel.org> CommitDate: Wed, 26 Jun 2013 21:58:51 +0200
perf/x86: Disable PEBS-LL in intel_pmu_pebs_disable()
Make sure intel_pmu_pebs_disable() and intel_pmu_pebs_enable() are symmetrical w.r.t. PEBS-LL and precise store.
Signed-off-by: Stephane Eranian <eranian@google.com> Signed-off-by: Peter Zijlstra <peterz@infradead.org> Link: http://lkml.kernel.org/r/1371824448-7306-2-git-send-email-eranian@google.com Signed-off-by: Ingo Molnar <mingo@kernel.org> --- arch/x86/kernel/cpu/perf_event_intel_ds.c | 6 ++++++ 1 file changed, 6 insertions(+)
diff --git a/arch/x86/kernel/cpu/perf_event_intel_ds.c b/arch/x86/kernel/cpu/perf_event_intel_ds.c index ed3e553..3065c57 100644 --- a/arch/x86/kernel/cpu/perf_event_intel_ds.c +++ b/arch/x86/kernel/cpu/perf_event_intel_ds.c @@ -653,6 +653,12 @@ void intel_pmu_pebs_disable(struct perf_event *event) struct hw_perf_event *hwc = &event->hw; cpuc->pebs_enabled &= ~(1ULL << hwc->idx); + + if (event->hw.constraint->flags & PERF_X86_EVENT_PEBS_LDLAT) + cpuc->pebs_enabled &= ~(1ULL << (hwc->idx + 32)); + else if (event->hw.constraint->flags & PERF_X86_EVENT_PEBS_ST) + cpuc->pebs_enabled &= ~(1ULL << 63); + if (cpuc->enabled) wrmsrl(MSR_IA32_PEBS_ENABLE, cpuc->pebs_enabled);
| |