lkml.org 
[lkml]   [2013]   [Feb]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: [PATCH 4/5] perf, x86: Support full width counting v3

    * Andi Kleen <andi@firstfloor.org> wrote:

    > From: Andi Kleen <ak@linux.intel.com>
    >
    > Recent Intel CPUs like Haswell and IvyBridge have a new
    > alternative MSR range for perfctrs that allows writing the
    > full counter width. Enable this range if the hardware reports
    > it using a new capability bit.
    >
    > This lowers the overhead of perf stat slightly because it has
    > to do less interrupts to accumulate the counter value. On
    > Haswell it also avoids some problems with TSX aborting when
    > the end of the counter range is reached.

    The changelog does not adequately explain why this patch is
    critical for basic Haswell enablement. "Avoids some problems
    with TSX aborting" is not very helpful.

    Thanks,

    Ingo


    \
     
     \ /
      Last update: 2013-02-22 15:21    [W:8.826 / U:0.524 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site