[lkml]   [2013]   [Oct]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH] X86: MM: Add PAT Type write-through in combination with mtrr

* Andreas Werner <> wrote:

> > IOW, you probably could use a WC buffer here too, as it would
> > combine the writes coming from the FPGA.
> >
> > Btw, there's also mtrr_add(..., MTRR_TYPE_WRTHROUGH, ) if you
> > must use a WT thing. Have you tried that?
> For reading i need to map the mmio with attributes that allow
> cache-line read. Therefore i use WT. For the Virtual address i use
> ioremap_cache in combination with this patch to get an effective
> memory type of "Write-Through". This allows me to read from the
> mmio with "PCIe burst". The write behaviour to this region do not
> matter.

And regular write-back cacheable isn't sufficient because the CPU
could do things like prefetch your range automatically?

If the reads are for packet data and not for commands, WB could
still be beneficial as it should allow even higher bandwidth. (For
non-data with real semantics WB is probably not good.)



 \ /
  Last update: 2013-10-28 11:41    [W:0.073 / U:1.980 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site