[lkml]   [2013]   [Oct]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH] x86: Run checksumming in parallel accross multiple alu's

* Borislav Petkov <> wrote:

> On Tue, Oct 15, 2013 at 09:41:23AM +0200, Ingo Molnar wrote:
> > Most processors have hundreds of cachelines even in their L1 cache.
> > Thousands in the L2 cache, up to hundreds of thousands.
> Also, I have this hazy memory of prefetch hints being harmful in some
> situations:

Yes, for things like random list walks they tend to be harmful - the
hardware is smarter.

For something like a controlled packet stream they might be helpful.



 \ /
  Last update: 2013-10-15 14:41    [W:0.198 / U:0.116 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site