[lkml]   [2012]   [May]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v5 6/7] x86/tlb: optimizing flush_tlb_mm
On Tue, May 15, 2012 at 9:06 PM, Peter Zijlstra <> wrote:
> On Tue, 2012-05-15 at 20:58 +0800, Luming Yu wrote:
>> Both __native_flush_tlb() and __native_flush_tlb_single(...)
>> introduced roughly 1 ns  latency to tsc sampling executed in

Fix typo, I just observed 1us with current tool, I would check if I
can push the accuracy to nanoseconds level.

>> stop_machine_context in two logical CPUs
> But you have to weight that against the cost of re-population, and

Right, it's hard to detect, but I will try if I can get measurement
done in a simple test tool to help people measure
this kind of stuff in few minutes.

> that's the difficult bit, since we have no clue how many tlb entries are
> in use by the current cr3.
> It might be possible for intel to give us this information, I've asked
> for something similar for cachelines.

This is the official document

Let me know if it can answer your question.

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2012-05-15 16:03    [W:0.318 / U:1.764 seconds]
©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site