lkml.org 
[lkml]   [2011]   [Sep]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [PATCH v3 00/24] C6X: New architecture
Date
On Wednesday 28 September 2011, Valdis.Kletnieks@vt.edu wrote:
> Show Details
> On Tue, 27 Sep 2011 16:29:41 EDT, Mark Salter said:
>
> > This architecture supports members of the Texas Instruments family
> > of C6x single and multicore DSPs. The multicore DSPs do not support
> > cache coherancy, so are not suitable for SMP.
>
> Is there a usage model for the multicore? I know somebody had some patches for
> "HPC dedicated compute cores" that would just basically run a userspace process
> and that's it - would those be applicable here?

No, that's a different thing. Even with dedicated compute cores, you need
cache coherency.

Arnd


\
 
 \ /
  Last update: 2011-09-29 12:35    [W:0.363 / U:1.520 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site