lkml.org 
[lkml]   [2011]   [Jul]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH 0/1] powerpc/4xx: enable and fix pcie gen1/gen2 on the 460sx
Date
Old code didn't check the proper registers for the 460sx and so the link check
would always fail. This changes the link check to use the config space reg and
adds the definition for the register. Also changes the vc0 to a pll check.
Sets up the port for gen2 speeds.

This uses the check_link function to specialize the link detect for the 460sx.
Tested on an eiger and custom board. Note that is swaps the order of the link
check and dcr initialization since the config space needs the DCRs setup before
it can be mapped and used to check the link.


Ayman El-Khashab (1):
powerpc/4xx: enable and fix pcie gen1/gen2 on the 460sx

arch/powerpc/sysdev/ppc4xx_pci.c | 83 +++++++++++++++++++++++++++++--------
arch/powerpc/sysdev/ppc4xx_pci.h | 3 +
2 files changed, 68 insertions(+), 18 deletions(-)

--
1.7.4.3



\
 
 \ /
  Last update: 2011-07-14 02:41    [W:0.099 / U:0.448 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site