[lkml]   [2011]   [Jun]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 0/5] perf support for amd guest/host-only bits v2
On Tue, 2011-06-28 at 18:10 +0200, Joerg Roedel wrote:
> On Fri, Jun 17, 2011 at 03:37:29PM +0200, Joerg Roedel wrote:
> > this is the second version of the patch-set to support the AMD
> > guest-/host only bits in the performance counter MSRs. Due to lack of
> > time I havn't looked into emulating support for this feature on Intel or
> > other architectures, but the other comments should be worked in. The
> > changes to v1 include:
> >
> > * Rebased patches to v3.0-rc3
> > * Allow exclude_guest and exclude_host set at the same time
> > * Reworked event-parse logic for the new exclude-bits
> > * Only count guest-events per default from perf-kvm
> Hi Peter, Ingo,
> have you had a chance to look at this patch-set? Are any changes
> required?

I would feel a lot more comfortable by having it implemented on all of
x86 as well as at least one !x86 platform. Avi graciously volunteered
for the Intel bits.

Paulus, I hear from benh that you're also responsible for the ppc-kvm
bits, could you possibly find some time to implement this feature for

 \ /
  Last update: 2011-06-29 11:07    [W:0.071 / U:1.860 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site