[lkml]   [2011]   [Jun]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: Question about iommu on x86 64 and ra deon driver.
 I have also found out the following. In

line 741 of drivers/gpu/drm/radeon/radeon_device.c

there is a comment "PCIE - can handle 40-bits." -
I have a PCIE card - and then need_dma32 is not set.

So if I read it correctly the ttm allocation
routines will allocate memory over 4GB.

But if PCIE can handle 40 bits, why does swiotlb
give out a bounce buffer to the radeon driver at all?


(dma_capable(dev, dev_addr, size) && !swiotlb_force)

on line 672 of lib/swiotlb.c be true?

 \ /
  Last update: 2011-06-02 00:01    [W:0.093 / U:0.820 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site