lkml.org 
[lkml]   [2011]   [May]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    Date
    From
    Subject[tip:x86/cpufeature] x86, cpufeature: Add CPU feature bit for enhanced REP MOVSB/STOSB
    Commit-ID:  724a92ee45c04cb9d82884a856b03b1e594d9de1
    Gitweb: http://git.kernel.org/tip/724a92ee45c04cb9d82884a856b03b1e594d9de1
    Author: Fenghua Yu <fenghua.yu@intel.com>
    AuthorDate: Tue, 17 May 2011 15:29:10 -0700
    Committer: H. Peter Anvin <hpa@linux.intel.com>
    CommitDate: Tue, 17 May 2011 14:56:36 -0700

    x86, cpufeature: Add CPU feature bit for enhanced REP MOVSB/STOSB

    Intel processors are adding enhancements to REP MOVSB/STOSB and the use of
    REP MOVSB/STOSB for optimal memcpy/memset or similar functions is recommended.
    Enhancement availability is indicated by CPUID.7.0.EBX[9] (Enhanced REP MOVSB/
    STOSB).

    Signed-off-by: Fenghua Yu <fenghua.yu@intel.com>
    Link: http://lkml.kernel.org/r/1305671358-14478-2-git-send-email-fenghua.yu@intel.com
    Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
    ---
    arch/x86/include/asm/cpufeature.h | 1 +
    1 files changed, 1 insertions(+), 0 deletions(-)

    diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h
    index 91f3e087..7f2f7b1 100644
    --- a/arch/x86/include/asm/cpufeature.h
    +++ b/arch/x86/include/asm/cpufeature.h
    @@ -195,6 +195,7 @@

    /* Intel-defined CPU features, CPUID level 0x00000007:0 (ebx), word 9 */
    #define X86_FEATURE_FSGSBASE (9*32+ 0) /* {RD/WR}{FS/GS}BASE instructions*/
    +#define X86_FEATURE_ERMS (9*32+ 9) /* Enhanced REP MOVSB/STOSB */

    #if defined(__KERNEL__) && !defined(__ASSEMBLY__)


    \
     
     \ /
      Last update: 2011-05-18 01:15    [W:4.184 / U:0.676 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site