lkml.org 
[lkml]   [2011]   [Apr]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 1/2] x86, MCE: Do not taint when handling correctable errors
On Thu, Apr 21, 2011 at 05:35:54AM -0400, Ingo Molnar wrote:
>
> * Chumbalkar, Nagananda <Nagananda.Chumbalkar@hp.com> wrote:
>
> > Would it be okay to extend this reasoning and also remove the tainting
> > caused by TM1/TM2 thermal events:
> >
> > diff --git a/arch/x86/kernel/cpu/mcheck/therm_throt.c
> > b/arch/x86/kernel/cpu/mcheck/therm_throt.c
> > index 6f8c5e9..9f3b5ae 100644
> > --- a/arch/x86/kernel/cpu/mcheck/therm_throt.c
> > +++ b/arch/x86/kernel/cpu/mcheck/therm_throt.c
> > @@ -188,7 +188,6 @@ static int therm_throt_process(bool new_event, int event,
> > int level)
> > level == CORE_LEVEL ? "Core" : "Package",
> > state->count);
> >
> > - add_taint(TAINT_MACHINE_CHECK);
> > return 1;
> > }
> > if (old_event) {
> > @@ -393,7 +392,6 @@ static void unexpected_thermal_interrupt(void)
> > {
> > printk(KERN_ERR "CPU%d: Unexpected LVT thermal interrupt!\n",
> > smp_processor_id());
> > - add_taint(TAINT_MACHINE_CHECK);
> > }
>
> Mind sending a proper patch, with changelog, signoff, acks, etc?

No need since this is part of 7b70bd3441437b7bc04fc9d321e17c8ed0e8f958
now which is in tip/x86/mce.

Thanks.

--
Regards/Gruss,
Boris.

Advanced Micro Devices GmbH
Einsteinring 24, 85609 Dornach
General Managers: Alberto Bozzo, Andrew Bowd
Registration: Dornach, Gemeinde Aschheim, Landkreis Muenchen
Registergericht Muenchen, HRB Nr. 43632


\
 
 \ /
  Last update: 2011-04-21 11:53    [W:2.028 / U:0.228 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site