[lkml]   [2011]   [Mar]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: [PATCH]x86: flush tlb if PGD entry is changed in i386 PAE mode
    On 03/15/2011 11:37 PM, Shaohua Li wrote:
    > According to intel CPU manual, every time PGD entry is changed in i386 PAE mode,
    > we need do a full TLB flush. Current code follows this and there is comment
    > for this too in the code. But current code misses the multi-threaded case. A
    > changed page table might be used by several CPUs, every such CPU should flush
    > TLB.
    > Usually this isn't a problem, because we prepopulate all PGD entries at process
    > fork. But when the process does munmap and follows new mmap, this issue will be
    > triggered. When it happens, some CPUs will keep doing page fault.
    > See:
    > Reported-by: Yasunori Goto<>
    > Signed-off-by: Shaohua Li<>
    > Tested-by: Yasunori Goto<>

    Reviewed-by: Rik van Riel <>

    All rights reversed

     \ /
      Last update: 2011-03-16 14:07    [W:0.021 / U:0.044 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site