lkml.org 
[lkml]   [2011]   [Mar]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: [PATCH] arch/tile: optimize icache flush
    On 03/10/2011 01:05 PM, Chris Metcalf wrote:
    > Tile has incoherent icaches, so they must be explicitly invalidated
    > when necessary. Until now we have done so at tlb flush and context
    > switch time, which means more invalidation than strictly necessary.
    > The new model for icache flush is:
    >
    > - When we fault in a page as executable, we set an "Exec" bit in the
    > "struct page" information; the bit stays set until page free time.
    > (We use the arch_1 page bit for our "Exec" bit.)
    >
    > - At page free time, if the Exec bit is set, we do an icache flush.
    > This should happen relatively rarely: e.g., deleting a binary from disk,
    > or evicting a binary's pages from the page cache due to memory pressure.
    >
    > Signed-off-by: Chris Metcalf<cmetcalf@tilera.com>

    Nice trick.

    Acked-by: Rik van Riel <riel@redhat.com>

    --
    All rights reversed


    \
     
     \ /
      Last update: 2011-03-11 00:23    [W:0.024 / U:124.388 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site