[lkml]   [2011]   [Oct]   [5]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: [PATCH 1/8] x86, apic.c: Disable irq0 if CPU enables ARAT for local apic timer
    "Yu, Fenghua" <> writes:
    > SC1200 WDT DRIVER
    > M: Zwane Mwaikambo <>
    > S: Maintained
    > F: drivers/watchdog/sc1200wdt.c
    > I was hoping Zwane knows which PCI quirks depends on CPU0.

    At least one AMD SIS chipset relied on IRQ0 always being on CPU0
    Not sure we got a quirk for it because the existing code handled it
    (I guess it's reasonable to just blacklist for all of SIS,
    i don't think they ever did anything multi-socket)
    Alan may remember more.


    -- -- Speaking for myself only

     \ /
      Last update: 2011-10-06 04:45    [W:0.021 / U:4.112 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site