Messages in this thread | | | Date | Sat, 26 Jun 2010 09:22:33 -0700 | From | Corey Ashford <> | Subject | Re: [RFC][PATCH 00/11] perf pmu interface -v2 |
| |
On 06/24/2010 07:28 AM, Peter Zijlstra wrote: > These patches prepare the perf code for multiple pmus (no user > interface yet, Lin Ming is working on that). These patches remove all > weak functions and rework the struct pmu interface. > > The patches are boot tested on x86_64 and compile tested on: powerpc > (!fsl, what config is that?), sparc and arm (sorry no SH compiler) > > On x86 perf stat and record with both software and hardware events still worked. > > I changed all (hardware) pmu implementations so there's a fair chance I messed > something up, please have a look at it. > > If people agree with this, I'll continue with the per-pmu context stuff I > talked about last time, which should get us the hardware write batching back.
Hi Peter,
These patches look like they are really taking us in the right direction. Thanks for all your effort on this!
As for the "hardware write batching", can you describe a bit more about what you have in mind there? I wonder if this might have something to do with accounting for PMU hardware which is slow to access, for example, via I2C via an internal bridge.
Cheers,
- Corey
| |