[lkml]   [2010]   [May]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v2] [RESEND] Handle instruction cache maintenance fault properly
On Tue, 2010-05-11 at 11:33 +0100, Kirill A. Shutemov wrote:
> Between "clean D line..." and "invalidate I line" operations in
> v7_coherent_user_range(), the memory page may get swapped out.
> And the fault on "invalidate I line" could not be properly handled
> causing the oops.
> In ARMv6 "external abort on linefetch" replaced by "instruction cache
> maintenance fault". Let's handle it as translation fault. It fixes the
> issue.
> I'm not sure if it's reasonable to check arch version in run-time.
> Let's do it in compile time for now.
> Signed-off-by: Siarhei Siamashka <>
> Signed-off-by: Kirill A. Shutemov <>


Reviewed-by: Catalin Marinas <>


 \ /
  Last update: 2010-05-12 13:03    [W:0.044 / U:10.940 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site