[lkml]   [2010]   [Mar]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectTilera multi core: power consumption, design, performance (comments please)
LKML is very quite about the Tilera multi core chip.  I'm wondering why 
that is?

I know the debate about RISC/VLIW vs. non-RISC/OoO. However, what do
people think about the overall performance of Tilera given it's low
power consumption (~55 watts) as far as it's intended (parallelizable)
applications are concerned?

I looked at the Tilera patent number 7,636,835. It looks like a decent
directory based cache coherency solution that is very scalable.

So, please give comments if you can.
Why is the chip not discussed at LKML? Is it cost or lack of documentation?



 \ /
  Last update: 2010-03-16 00:09    [W:0.017 / U:9.220 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site