lkml.org 
[lkml]   [2010]   [Feb]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: USB mass storage and ARM cache coherency
    On 02/08/10 10:51, Somebody in the thread at some point said:

    > We could of course flush the caches every time we get a page fault but
    > that's far from optimal, especially since DMA-capable drivers to do not
    > pollute the D-cache and don't need this extra flushing. Note that the
    > recent ARM processors have PIPT caches but separate for I and D and it's
    > the PIO drivers that pollute the D-cache.

    Just noting that AFAIK iMX31 USB and MMC drivers both are PIO at the
    moment, for lack of any platform DMA support of its unusual DMA engine.

    -Andy


    \
     
     \ /
      Last update: 2010-02-08 11:05    [W:0.022 / U:0.260 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site