lkml.org 
[lkml]   [2010]   [Dec]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH] [109/223] ASoC: wm8961 - clear WM8961_MCLKDIV bit for freq <= 16500000
    Date
    2.6.35-longterm review patch.  If anyone has any objections, please let me know.

    ------------------
    From: Axel Lin <axel.lin@gmail.com>

    commit 2f7dceeda4708f470fd927adb3861bd8ebbe2310 upstream.

    MCLKDIV bit of Register 04h Clocking1:
    0 : Divide by 1
    1 : Divide by 2

    Thus in the case of freq <= 16500000, we should clear MCLKDIV bit.

    Signed-off-by: Axel Lin <axel.lin@gmail.com>
    Acked-by: Liam Girdwood <lrg@slimlogic.co.uk>
    Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
    Signed-off-by: Andi Kleen <ak@linux.intel.com>

    ---
    sound/soc/codecs/wm8961.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    Index: linux/sound/soc/codecs/wm8961.c
    ===================================================================
    --- linux.orig/sound/soc/codecs/wm8961.c
    +++ linux/sound/soc/codecs/wm8961.c
    @@ -736,7 +736,7 @@ static int wm8961_set_sysclk(struct snd_
    freq /= 2;
    } else {
    dev_dbg(codec->dev, "Using MCLK/1 for %dHz MCLK\n", freq);
    - reg &= WM8961_MCLKDIV;
    + reg &= ~WM8961_MCLKDIV;
    }

    snd_soc_write(codec, WM8961_CLOCKING1, reg);

    \
     
     \ /
      Last update: 2010-12-13 01:13    [W:4.043 / U:0.104 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site