lkml.org 
[lkml]   [2010]   [Nov]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
Subject64 bit PCI BAR
  Hi,

The following section, from PCI spec, explain the mechanism for getting
64 bit region size.

"64-bit (memory) Base Address registers can be handled the same, except
that the second
32-bit register is considered an extension of the first; i.e., bits
32-63. Software writes
0FFFFFFFFh to both registers, reads them back, and combines the result
into a 64-bit value.
Size calculation is done on the 64-bit value."

In pci/proce.c the implementation is:

read low bar
write ~0 to low bar
read low bar
write low bar

read high bar
write ~0 to high bar
read high bar
write high bar


Can someone explain the conflict between the spec and the implementation?


Please add me to CC.


Thanks,
Ron



\
 
 \ /
  Last update: 2010-11-04 06:53    [W:0.203 / U:0.112 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site