[lkml]   [2010]   [Nov]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Patch in this message
Subject[PATCH 1/3] perf: Document enhanced event encoding for OFFCORE_MSR
From: Andi Kleen <>

Signed-off-by: Andi Kleen <>
tools/perf/Documentation/perf-list.txt | 7 +++++++
1 files changed, 7 insertions(+), 0 deletions(-)

diff --git a/tools/perf/Documentation/perf-list.txt b/tools/perf/Documentation/perf-list.txt
index 399751b..22678d2 100644
--- a/tools/perf/Documentation/perf-list.txt
+++ b/tools/perf/Documentation/perf-list.txt
@@ -58,6 +58,13 @@ raw encoding of 0x1A8 can be used:
perf stat -e r1a8 -a sleep 1
perf record -e r1a8 ...

+Some special events on x86 encode additional data in the normally unused
+[32;63] bits of the raw value. This is particularly used for
+the OFFCORE_RESPONSE events on Intel Core i7. The 16bit
+mask in the OFFCORE_RESPONSE register is put into bits [32;48].
+is encoded as r00007f11004301b7.
You should refer to the processor specific documentation for getting these
details. Some of them are referenced in the SEE ALSO section below.


 \ /
  Last update: 2010-11-29 14:17    [W:0.038 / U:1.968 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site