[lkml]   [2010]   [Nov]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Patch in this message
Subject[PATCH 09/14] msm: iommu: Kconfig option for cacheable page tables
Add a Kconfig option to allow the IOMMU page tables to be
coherent in the L2 cache. This generally reduces TLB miss
latencies, but may lead to cache pollution if the
multimedia core's access pattern does not benefit from fast
handling of TLB misses.

Signed-off-by: Stepan Moskovchenko <>
arch/arm/mach-msm/Kconfig | 15 +++++++++++++++
1 files changed, 15 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-msm/Kconfig b/arch/arm/mach-msm/Kconfig
index dbbcfeb..7781920 100644
--- a/arch/arm/mach-msm/Kconfig
+++ b/arch/arm/mach-msm/Kconfig
@@ -122,6 +122,21 @@ config MACH_MSM8X60_FFA


+ depends on ARCH_MSM8X60
+ depends on MMU
+ depends on CPU_DCACHE_DISABLE=n
+ depends on SMP
+ bool "Cacheable IOMMU page tables"
+ default y
+ help
+ Allows the IOMMU page tables to be brought into the L2 cache. This
+ improves the TLB miss latency at the expense of potential pollution
+ of the L2 cache. This option has been shown to improve multimedia
+ performance in some cases.
+ If unsure, say Y here.
default 1 if MSM_DEBUG_UART1
Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.

 \ /
  Last update: 2010-11-13 04:35    [W:0.108 / U:0.132 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site