Messages in this thread | | | Subject | Re: [PATCH] perf_events: fix bogus AMD64 generic TLB events | From | Peter Zijlstra <> | Date | Fri, 15 Oct 2010 15:54:34 +0200 |
| |
On Fri, 2010-10-15 at 15:15 +0200, Stephane Eranian wrote: > PERF_COUNT_HW_CACHE_DTLB:READ:MISS had a bogus umask value of 0 which > counts nothing. Needed to be 0x7 (to count all possibilities). > > PERF_COUNT_HW_CACHE_ITLB:READ:MISS had a bogus umask value of 0 which > counts nothing. Needed to be 0x3 (to count all possibilities). > > Signed-off-by: Stephane Eranian <eranian@google.com>
Thanks! tagged it for -stable as well.
| |