lkml.org 
[lkml]   [2008]   [Jun]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: Can Linux control PCIe Transaction Layer Packet creation, when writing to a region pointed to by Base Address Register
Date
 > Any thoughts or suggestions of how to ensure a buffer's data is
> transferred from the driver to the PCIe card in a single TLP (where
> the intended payload size is less than the max payload value in
> Device Control register of the PCI register space)?

If you are doing MMIO (memory-mapped IO, that is, the CPU is using write
operations to write to a memory-mapped PCI BAR), then you probably
cannot ensure that the data goes into a single PCIe packet. I think the
best you can do is map the PCI memory into the CPU's address space with
write combining (WC) enabled (see ioremap_wc() in recent kernels), which
is likely to generate larger bursts if possible.

- R.


\
 
 \ /
  Last update: 2008-06-09 21:45    [W:0.030 / U:0.128 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site