lkml.org 
[lkml]   [2008]   [Jun]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [patch 3/6] x86: use cpuinfo to check for interrupt pending message msr
On Fri, 13 Jun 2008, Andreas Herrmann wrote:
> > + /* Family 0x0f models < rev F do not have this MSR */
> > + if (c->x86 == 0x0f && c->x86_model < 0x40)
> > + return 0;
>
> Just some minor nitpicking.
> Older AMD family 0xf CPUs have this Interrupt Pending Message
> Register. But they do not support C1E and thus bits 27 and 28 of this
> MSR are reserved.

So the check can be simplified to always check the MSR for all
family >= 0x0f CPUs ?

Thanks,

tglx


\
 
 \ /
  Last update: 2008-06-13 14:41    [W:0.115 / U:0.176 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site