lkml.org 
[lkml]   [2008]   [May]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: i387/FPU init issues...
H. Peter Anvin writes:
> jamal wrote:
> >
> > Indeed it does - thanks.
> >
> >> Please provide
> >> also output of /proc/cpuinfo.
> >
> > mambo:~# cat /proc/cpuinfo
> > processor : 0
> > vendor_id : GenuineIntel
> > cpu family : 6
> > model : 3
> > model name : Pentium II (Klamath)
> > stepping : 3
> > cpu MHz : 1063.771
> > cache size : 128 KB
> > fdiv_bug : no
> > hlt_bug : no
> > f00f_bug : no
> > coma_bug : no
> > fpu : yes
> > fpu_exception : yes
> > cpuid level : 2
> > wp : yes
> > flags : fpu de pse tsc msr pae mce cx8 sep pge cmov mmx fxsr
> > sse sse2
> > bogomips : 2160.92
> > clflush size : 32
> > power management:
> >
>
> This is very odd.
>
> Could you try running the attached C program on this processor and
> report the result? (Binary included for convenience.)
>
> Arjan: this seems to directly contradict the Intel documentation. Do
> you have any way to find out what the deal is with this?

hpa's p6nops test program works fine here on both a PII (family 6 model 3)
and a Pentium Pro (family 6 model 1 stepping 9).

I'm noticing another anomaly in jamal's /proc/cpuinfo above: since when
can a PII have sse and sse2? As far as I recall, it was the PIII that
added sse, and sse2 came with the P4.

/Mikael


\
 
 \ /
  Last update: 2008-05-03 22:11    [W:0.621 / U:0.032 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site