lkml.org 
[lkml]   [2008]   [Feb]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: PCI Bursting with PIO
On Fri, Feb 15, 2008 at 2:54 AM, Andi Kleen <andi@firstfloor.org> wrote:
> "Dan Gora" <dan.gora@gmail.com> writes:
> >
> > Is there any way to get PIO
>
> I assume you really mean MMIO, not PIO. PIO would be port IO.

Sorry, I always saw it referred to as "Programmed I/O" as opposed to DMA...

> You should set the MMIO mapping to write combining using an MTRR

Sorry to be thick here, but how would I go about doing that?

> You might need to add appropiate memory barriers if you rely
> on write ordering though.

Ok, thanks for the info...

dan


\
 
 \ /
  Last update: 2008-02-15 18:57    [W:0.124 / U:0.472 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site