[lkml]   [2008]   [Nov]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: [PATCH] x86: Support always running TSC on Intel CPUs
    Venki Pallipadi wrote:
    > Add support for CPUID_0x80000007_Bit8 on Intel CPUs as well. This bit means
    > that the TSC is invariant with C/P/T states and always runs at constant
    > frequency.
    > With Intel CPUs, we have 3 classes
    > * CPUs where TSC runs at constant rate and does not stop n C-states
    > * CPUs where TSC runs at constant rate, but will stop in deep C-states
    > * CPUs where TSC rate will vary based on P/T-states and TSC will stop in deep
    > C-states.
    > To cover these 3, one feature bit (CONSTANT_TSC) is not enough. So, add a
    > second bit (NOSTOP_TSC). CONSTANT_TSC indicates that the TSC runs at
    > constant frequency irrespective of P/T-states, and NOSTOP_TSC indicates
    > that TSC does not stop in deep C-states.

    What is the definition of a "deep" C-state? C2? C3? C4?


     \ /
      Last update: 2008-11-18 01:17    [W:0.020 / U:13.508 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site