lkml.org 
[lkml]   [2008]   [Jan]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [linux-kernel] Re: [PATCH] x86: provide a DMI based port 0x80 I/O delay override.

Christer Weinigel wrote:
>> There is no need to use io writes to supposedly/theoretically "unused
>> ports" to make drivers work on any bus.
>> ISA included! You can, for example, wait for an ISA bus serial
>> adapter to put out its next character by looping reading the port
>> that has the output buffer full flag in a tight loop, with no delay
>> code at all. And if you need to time things, just call a timing loop
>> subroutine that you calibrate at boot time.
>>
>
> Now you're totally confusing things. You're talking about looking at
> bits in a register to see if a transmit register is empty.
> That's easy.
>
> The delays needed for the Intel M8259 and M8253 say that you're not
> even allowed to access the registers _at_ _all_ for some time after a
> register access. If you do a write to a register immediately followed
> by any access, including a read of the status register, you can corrupt
> the state of the chip.
>
Not true. Even on the original IBM 5150 PC, the 8259 on the motherboard
accepted back to back OUT and IN instructions, and it would NOT trash
the chip state. You can read the original IBM BIOS code if you like. I
don't remember about the 8253's timing. I doubt the chip's state would
be corrupted in any way. The data and address lines were the same data
and address lines that the microprocessor used to access memory - it
didn't "hold" the lines stable any longer than the OUT instruction.
> And the Intel chips are not the only ones with that kind of brain
> damage. But what makes the 8259 and 8253 a big problem is that every
> modern PC has a descendant of those chips in them.
Register compatible. Not the same chips or even the same masks or
timing requirements.
> The discrete Intel
> chips or clones got aggregated into Super I/O chips, and the Super I/O
> chips were put on a LPC bus (an ISA bus with another name) or
> integrated into the southbrige.
Don't try to teach your grandmother to suck eggs: I've been programming
PC compatibles since probably before you were able to do long division -
including writing code on the first prototype IBM PCs, the first
pre-manufacturing PC-ATs, and zillions of clones. (and I was also
involved in designing hardware including the so-called "Lotus Intel"
expanded memory cards and the original PC cards) The 8259 PIC is an
*interrupt controller*. It was NEVER present in a Super I/O chip, or an
LPC chip. Its functionality was absorbed into the chipsets that control
interrupt mapping, like the PIIX and the nForce.

> And the "if it ain't broken, don't fix
> it" mantra probably means that some modern chipsets are still using
> exactly the same internal design as the 25 year old chips and will
> still be subject to some of those ancient limitations.
>
Oh, come on. Give the VLSI designers some credit for brains. The CAD
tools used to design the 8259 and 8253 were so primitive you couldn't
even get a chip manufactured with designs from that era today. When
people design chips today they do it with simulators that can't even
work, and testers that run from test suites that were not available at
the time.


\
 
 \ /
  Last update: 2008-01-08 21:31    [W:0.120 / U:3.480 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site