lkml.org 
[lkml]   [2007]   [May]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [BUG] (regression) AMD k6-III/450 won't boot w/2.6.22-rc1
On Wed, May 16, 2007 at 02:11:56PM -0500, Bob Tracy wrote:

> flags : fpu vme de pse tsc msr mce cx8 pge mmx syscall 3dnow k6_mtrr
> bogomips : 902.78
> clflush size : 32

Ah so it really does think it has mce.
I just dug out the datasheet for the K6-3, and true enough, it did have MCE, however,
it isn't intel compatible. It has two MSRs (MCAR at 0x0, and MCTR at 0x01).
Then the punchline..

"Because the processor does not support machine check exceptions, the contents of the
MCAR and MCTR are only affected by the WRMSR instruction and by RESET being sampled
asserted (where all bits in each register are reset to 0)."

In short, it's useless.
We could clear the capability bit and pretend it isn't there, at no loss of
functionality, or we could revert back to doing model checks instead of cpuid flag checks.

Dave

--
http://www.codemonkey.org.uk
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2007-05-16 21:25    [W:0.067 / U:0.604 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site