Messages in this thread |  | | Date | Thu, 07 Sep 2006 13:20:22 +0200 | | From | Tejun Heo <> | | Subject | Re: question regarding cacheline size |
| |
Matthew Wilcox wrote: > Just call pci_set_mwi(), that'll make sure the cache line size is set > correctly.
Sounds simple enough. Just two small worries though.
* It has an apparent side effect of setting PCI_COMMAND_INVALIDATE, which should be okay in sil3124's case.
* The controller might have some restrictions on configurable cache line size. This is the same for MWI, so I guess this problem is just imaginary.
For the time being, I'll go with pci_set_mwi() but IMHO it would be better to have a pci helper for this purpose - pci_config_cacheline_size() or something.
Thanks.
-- tejun - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
|  |