[lkml]   [2006]   [May]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 53 of 53] ipath - add memory barrier when waiting for writes
    ralphc> I don't have a lot to add to this other than I looked at
ralphc> the assembly code output for -Os and -O3 and both looked
ralphc> OK. I put the mb() in to be sure the writes were complete
ralphc> and I found this to work by experimentation. Without it,
ralphc> the driver fails to read the EEPROM correctly.

Hmm, that doesn't give me a warm fuzzy feeling. Basically on x86-64
you're adding an unneeded mfence instruction to work around

Is i2c_wait_for_writes miscompiled without the mb() with -Os? What
does the bad assembly look like?

- R.
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2006-05-16 01:10    [W:0.109 / U:2.224 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site