[lkml]   [2006]   [Mar]   [30]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRE: Synchronizing Bit operations V2
    Christoph Lameter wrote on Thursday, March 30, 2006 7:12 PM
    > > On ia64, we map the following:
    > > #define Smp_mb__before_clear_bit do { } while (0)
    > > #define clear_bit clear_bit_mode(..., RELEASE)
    > >
    > > Which looked perfect fine to me. I don't understand why you say it does
    > > not provide memory ordering.
    > It does not provide a memory barrier / fence. Later memory references can
    > still be moved by the processor above the instruction with release semantics.

    That is perfect legitimate, and was precisely the reason for the invention of
    smp_mb__after_clear_bit - prevent later load to leak before clear_bit.
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2006-03-31 05:19    [W:0.044 / U:2.192 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site