Messages in this thread | | | Date | Wed, 8 Nov 2006 11:10:41 -0800 | From | Andrew Morton <> | Subject | Re: [Patch] PCI: check szhi when sz is 0 for 64 bit pref mem |
| |
On Wed, 08 Nov 2006 11:19:40 -0700 ebiederm@xmission.com (Eric W. Biederman) wrote:
> Andrew Morton <akpm@osdl.org> writes: > > > On Fri, 3 Nov 2006 21:27:35 -0800 > > "Yinghai Lu" <yinghai.lu@amd.com> wrote: > > > >> For co-prcessor with mem installed, the ram will be treated to pref mem. > > > > What is "pref mem"? > > Memory mapped base address registers can be either normal or for prefetchable > sections of memory mapped I/O. Frequently all prefetchable bars are 64bit. > The prefetchable bars are also frequently ask for the largest amounts of > memory. So it is easy and worthwhile to place all prefetchable bars about 4G. > > The "pref mem" short hand comes from a the LinuxBIOS print statements that > report every bar value and what kind of bar it is, during boot up. >
Ah. Prefetchable. Thanks.
I've basically given up in exhaustion on that patch. Maybe when I have a burst of extra energy I'll go back and take the time to understand it, or maybe when Greg comes back he'll save me.
- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |