lkml.org 
[lkml]   [2004]   [Aug]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: Possible dcache BUG
Date
On Friday 20 August 2004 14:13, Marc Ballarin wrote:
>On Fri, 20 Aug 2004 13:29:05 -0400
>
>Gene Heskett <gene.heskett@verizon.net> wrote:
>> I tried disabling it in the bios and the machine became unusable
>> for all practical purposes.
>
>Is ECC checking for L2 cache enabled in your BIOS?

There isn't a switch for that and as near as I can tell, no L2 cache
on this board, only the L1 in the cpu. If there is an L2, then
memtest86 can't find it, and I don't see any chips that look like
seperate memory. Memtest86 may not know howto enable it if its an
nforce2 option. Whatever cache shown as switchable in the bios,
turning it off makes a very sick bird out of the machine, like a
33mhz 386sx?

I've located the bios docs on the Biostar site, and was set to print
them when it locked up the last time. So I'll restart that project
shortly.

But it does run with it off and for the short time I left it that way,
no errors.

>BTW: I trimmed the CC list somewhat
>
>Regards

--
Cheers, Gene
"There are four boxes to be used in defense of liberty:
soap, ballot, jury, and ammo. Please use in that order."
-Ed Howdershelt (Author)
99.24% setiathome rank, not too shabby for a WV hillbilly
Yahoo.com attorneys please note, additions to this message
by Gene Heskett are:
Copyright 2004 by Maurice Eugene Heskett, all rights reserved.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 14:05    [W:0.111 / U:7.440 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site