lkml.org 
[lkml]   [2003]   [Apr]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectNew: SSE2 enabled by default on Celeron (P4 based)
Martin J. Bligh writes:
> http://bugme.osdl.org/show_bug.cgi?id=527
>
> Summary: SSE2 enabled by default on Celeron (P4 based)
> Kernel Version: 2.5.64
> Status: NEW
> Severity: normal
> Owner: mbligh@aracnet.com
> Submitter: simon@mtds.com
>
>
> Distribution: Customised RH 7.1 with many mods
> Hardware Environment: Celeron i686 (P4 based)
> Software Environment: gcc version 2.96 20000731 (Red Hat Linux 7.1 2.96-81)
>
> Problem Description: Kernel compiles OK, but at boot kernel panics as CPU
> doesn't support SSE2
>
> Steps to reproduce: Compile kernel choosing *any* Celeron option
>
> /proc/cpuinfo:-
> processor : 0
> vendor_id : GenuineIntel
> cpu family : 6
> model : 11

This is NOT a P4-based Celeron. It's a P6 Tualatin Celeron, and as such,
it does not support SSE2.

This CPU needs a kernel configured for a Pentium III or less.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:34    [W:0.735 / U:0.284 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site