[lkml]   [2003]   [Feb]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Jun wrote:

>cpu B:
> get the ipi and (WITHOUT CHECKING cpu_vm_mask again)
> go ahead doing tlb flushing.
>I am not sure if any disastrous result will happen, but apparently
>an unintended flush has happened.
Yes, that's possible. It should be rare (the windows is a few
instructions long), and on i386 it doesn't hurt.

>In MIPS such a hole could
>cause two processes using the same TLB entries which yields all kinds
>of interesting crashes.
What is your problem? Do your mips cpus have mmu contexts (the ability
to store tlb entries from multiple processes), and you load tlb entries
with the wrong context id?
The i386 implementation knows that i386 cpus don't support mmu contexts,
i.e. the whole tlb is flushed during process switches.


To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:33    [W:0.042 / U:3.724 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site