[lkml]   [2002]   [Jun]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: PCI DMA to small buffers on cache-incoherent arch
On Sun, Jun 09, 2002 at 09:27:05PM -0700, David S. Miller wrote:
> From: Paul Mackerras <>
> Date: Sun, 9 Jun 2002 19:51:58 +1000 (EST)
> This is the problem scenario. Suppose we are doing DMA to a buffer B
> and also independently accessing a variable X which is not part of B.
> Suppose that X and the beginning of B are both in cache line C.
> I see what the problem is. Hmmm...
> I'm trying to specify this such that knowledge of cachelines and
> whatnot don't escape the arch specific code, ho hum... Looks like
> that isn't possible.

Perhaps provide macros in asm/pci.h that will:

- Take a buffer size and add an appropriate amount (one cache line for
alignment and the remainder to fill out the last cache line) to be
used for kmalloc(), etc, eg:

#define DMA_SIZE_ROUNDUP(size) \
((size + 2*SMP_CACHE_BYTES - 1) & ~(SMP_CACHE_BYTES - 1))

- Take a buffer address (as returned from kmalloc() with the modified
size from above) and round it up to a cacheline boundary, eg:

#define DMA_BUFFER_ALIGN(ptr) \
(((unsigned long)ptr + SMP_CACHE_BYTES - 1) & ~(SMP_CACHE_BYTES - 1))

These two, in conjunction, would provide a buffer that's aligned on a
cacheline boundary and ends on a cacheline boundary. Kind of ugly, but
would be sufficient and would hide the cacheline size specifics.
Cache-coherent platforms would just returned the original argument.

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:26    [W:0.172 / U:0.512 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site