[lkml]   [2002]   [Mar]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: 7.52 second kernel compile
On Mon, 18 Mar 2002, Linus Torvalds wrote:

> On Mon, 18 Mar 2002, Dieter [iso-8859-15] Nützel wrote:
> >
> > it seems to be that it depends on gcc and flags.
> That instability doesn't seem to show up on a PII. Interesting. Looks like
> the athlon may be reordering TLB accesses, while the PII apparently
> doesn't.
> Or maybe the program is just flawed, and the interesting 1/8 pattern comes
> from something else altogether.

Umhh, something magic should happen inside the Athlon p/line to explain this :

processor : 0
vendor_id : AuthenticAMD
cpu family : 6
model : 4
model name : AMD Athlon(tm) Processor
stepping : 2
cpu MHz : 999.561
cache size : 256 KB
fdiv_bug : no
hlt_bug : no
f00f_bug : no
coma_bug : no
fpu : yes
fpu_exception : yes
cpuid level : 1
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 sep mtrr pge mca cmov
pat pse36 mmx fxsr syscall mmxext 3dnowext 3dnow
bogomips : 1992.29

$ gcc -o tlb_test tlb_test.c

movl %eax, -16(%ebp)
movl -4(%ebp), %eax
addl -12(%ebp), %eax
movl (%eax), %eax
movl %eax, -20(%ebp)

98.76: 21

$ gcc -O2 -o tlb_test tlb_test.c

movl -16(%ebp), %edx
movl %eax, %ecx
movl (%ebx,%edx), %eax
subl %ecx, %eax

97.59: 94

The only thing i can think is that stuff is moved between the two rdtsc
... maybe a barrier should help to have more consistent results.

- Davide

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:21    [W:0.065 / U:2.488 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site