Messages in this thread | | | Date | Sat, 16 Mar 2002 12:23:20 -0800 (PST) | From | Linus Torvalds <> | Subject | Re: [Lse-tech] Re: 10.31 second kernel compile |
| |
On Sat, 16 Mar 2002 yodaiken@fsmlabs.com wrote: > > AMD claims L1, L2 and with hammer an I/D split as well.
Oh, people have done L1/L2 TLB splits for a long time. The two-level TLB exists in Athlon (and I think nexgen did it in the x86 space almost 10 years ago, and that's probably what got AMD into that game). Others have done it too.
And people have done split TLB's (I/D split is quite common, duplicated by memory unit is getting so).
But multiple entries loaded at a time?
Linus
- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |