Messages in this thread | | | From | Mikael Pettersson <> | Date | Wed, 6 Nov 2002 11:53:59 +0100 | Subject | Re: NMI watchdog question. |
| |
george anzinger writes: > In attempting to understand how the NMI watchdog works I > think I have found that: > > a. the NMI interrupts are generated by the performance > counter in the cpu and ... > If this is so (and help me to understand if it is not), then > what do the timer interrupts going thru the IO_APIC have to > do with the NMI watchdog.
Before 2.4, the NMI watchdog was only available for SMP boxes, since it used the I/O APIC to send NMIs to the CPUs. Then the ability to use the *local* APIC on UP machines was introduced, and with it the ability to drive the NMI watchdog from the CPU itself, via performance counter overflow interrupts.
The NMI watchdog still supports both these modes of operation. Typically, the performance counter + local APIC mode kicks in when (a) you asked for it, or (b) you asked for the I/O APIC mode but it wasn't available.
/Mikael - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |