[lkml]   [2002]   [Jan]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH] IBM Lanstreamer bugfixes
>   BTW, I don't know what PCI posting effects are...

Ok given

writel(foo, dev->reg);
writel(bar, dev->reg);

The pci bridge is at liberty to delay the first write until the second or a
read from that device comes along (and wants to do so to merge bursts). It
tends to bite people

- When they do a write to clear the IRQ status and don't do
a read so they keep handling lots of phantom level triggered

- When there is a delay (reset is common) that has to be observed

- At the end of a DMA transfer when people unmap stuff early
and the "stop the DMA" command got delayed

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:15    [W:0.037 / U:1.144 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site