Messages in this thread |  | | Date | Sat, 13 Oct 2001 12:31:04 -0400 (EDT) | From | Mark Hahn <> | Subject | Re: [PATCH] Pentium IV cacheline size. |
| |
> Currently, we're using a L1_CACHE_SHIFT value of 7 > for Pentium 4, which equates to 128 byte cache lines. > Curious, I dumped the info on the only P4 I could find, > and noticed they were 64 byte.
the value is correct, but the name should be SMP rather than L1, since we (only?) use the value for aligning data to avoid false sharing.
regards, mark hahn
- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
|  |