[lkml]   [2000]   [Sep]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread

On Thu, 14 Sep 2000, Andrew Morton wrote:

> But for 3c59x (which is not a very efficient driver (yet)), it takes 6
> usecs to even get into the ISR, and around 4 uSecs to traverse it.
> Guess another 4 to leave the ISR, guess half as much again for whoever
> got interrupted to undo the resulting cache pollution.
> That's 20 usec per interrupt, of which 1 usec could be saved by skb
> pooling.

With these numbers + how long it takes to queue the packets in
netif_rx(); i would say you roughly should be able to tune your DMA
ring appropriately.

Roughly your DMA ring should be able to hold:

(PCI_Burst_bandwidth*((20*10-6)+pci_bus_latency))) bits.

Did i hear Donald say something? ;->

> If you don't do Rx interrupt mitigation there's no point in event
> thinking about skb pooling.

FF does not use mitigation and as Robert was pointing out this was adding
a lot of value.


To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
Please read the FAQ at

 \ /
  Last update: 2005-03-22 12:38    [W:0.185 / U:1.124 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site