lkml.org 
[lkml]   [2000]   [Aug]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: 2.4.0-test6: AMD Duron cache reporting wrong
Date
From
> CPU: L1 I Cache: 64K  L1 D Cache: 64K (64 bytes/line)
> CPU: L2 Cache: 1K
> CPU: AMD Athlon(tm) Processor stepping 00
>
> Obviously the L2 reporting is incorrect.

Actually the software is correct. The bug is on the CPU. It has 128K but reports
1K. AMD has an errata note on it and I fixed 2.2 if someone wants to lift
the fix (the fix is basically if this stepping of athlon then 128K and ignore
the msr)


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 12:38    [W:0.151 / U:1.916 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site